




Fig. 1




CONTROL TROPPOS






CAMBILLY CYTEL

4/15



CYSGICK - ISEICI



| par. |
|-------|
| Test |
| 1 |
| W. |
| 0 |
| ļ. |
| 200 |
| N |
| 100 |
| 37 |
| E. |
| 1 |
| M. |
| just: |
| Wat. |

| | | 412 | | |
|------|-------|--------|-------------|--|
| | | CH | annel statu | S REGISTER BIT LAYOUT AND DEFINITIONS |
| | BITS | ACCESS | NAME | DESCRIPTION |
| | 31:26 | N/A | RESERVED | RESERVED |
| 602- | 25 | READ | RxE0M | RECEIVE CHANNEL RECIEVED EOM O=CHANNEL DID NOT RECIEVE EOM 1=CHANNEL RECIEVED EOM |
| 604- | 24 | READ | RxWAIT | receive Channel in Wait State • 0=Channel not in Wait State • 1=Channel in Wait State |
| 606- | 23 | READ | RxEMPTY | RECEIVE FIFO EMPTY • 0=NOT EMPTY • 1=EMPTY |
| -809 | 22 | READ | RxFULL | RECEIVE FIFO FULL • 0=NOT FULL • 1=FULL |
| 610- | 21:16 | READ | RxFULLNESS | FULLNESS OF RECEIVE FIFO OD0000=FIFO IS EITHER FULL OR EMPTY (SEE RXFULL AND RXEMPTY BITS) NONZERO=NUMBER OF BYTES OF DATA IN RECEIVE FIFO |
| | 15:9 | N/A | RESERVED | RESERVED |
| 604- | 8 | READ | TxWAIT | TRANSMIT CHANNEL IN WAIT STATE • 0=CHANNEL NOT IN WAIT STATE • 1=CHANNEL IN WAIT STATE |
| -309 | 7 | READ | TxEMPTY | Transmit fifo empty • 0=not empty • 1=empty |
| -808 | 6 | READ | TxFULL | Transmit fifo full • 0=NOT full • 1=Full |
| 610- | 5:0 | READ | TxFULLNESS | FULLNESS OF TRANSMIT FIFO O00000=FIFO IS EITHER FULL OR EMPTY (SEE TXFULL AND TXEMPTY BITS) NONZERO=NUMBER OF BYTES OF DATA IN TRANSMIT FIFO |

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES INVENTORS NAME: Brian R. Mears et al. DOCKET NO.: 884.481US1


7/15

| | 7/15 | | | | | | |
|------|---|------------|--------------------|---|--|--|--|
| 412- | CHANNEL CONFIGURATION REGISTER BIT LAYOUT AND DEFINITIONS | | | | | | |
| Γ | BITS | ACCESS | NAME | DESCRIPTION | | | |
| Γ | 31:26 | N/A | RESERVED | RESERVED | | | |
| 702- | 25:24 | READ/WRITE | EOCSERVICE | EARLY EOC SERVICE SELECT • OI=NONE • 1 = NTERRUPT • 1×=RESERVED | | | |
| 704 | 23:21 | READ/WRITE | RxSERVICE | RECEIVE FIFO SERVICE SELECT • 000=NONE • 001=NMA • 010=INTERRUPT • 011=RESERVED • 1XX=RESERVED | | | |
| 706 | 20:19 | READ/WRITE | RxTHRESH- LEVEL | RECEIVE FIFO SERVICE THRESHOLD • 00=4 BYTES • 01=8 BYTES • 10=16 BYTES • 11=32 BYTES | | | |
| 708- | 18 | READ/WRITE | RxDFC ENABLE | Direct Flow Control Enable • 0=Disabled • 1=Enabled | | | |
| 710- | 17 | READ/WRITE | RxMFC ENABLE | MESSAGE FLOW CONTROL ENABLE • 0=DISABLED • 1=ENABLED | | | |
| 712- | 16 | READ/WRITE | RxENABLE | RECEIVE FIFO CHANNEL ENABLE O=CHANNEL DISABLED 1=CHANNEL ENABLED | | | |
| ı | 15:11 | READ/WRITE | RESERVED | RESERVED | | | |
| | 10:8 | READ/WRITE | TxBLOCK | TRANSMIT BLOCK SIZE - 000=8 BYTES - 001=8 BYTES - 010=16 BYTES - 011=32 BYTES - 1XX=RESERVED | | | |
| 704- | 7:5 | READ/WRITE | TxSERVICE | TRANSMIT FIFO SERVICE SELECT | | | |
| 706- | 4:3 | READ/WRITE | TxTHRESH- LEVEL | Transmit fifo service Threshold • 00-4 bytes • 01-8 bytes • 10-16 bytes • 11-32 bytes | | | |
| -808 | 2 | READ/WRITE | TxDFCENABLE | 1=ENABLED | | | |
| 310- | 1 | READ/WRITE | TxMFCENABLE | • 1=ENABLED | | | |
| 712- | 0 | READ/WRITE | TxENABLE | Transmit fifo channel enable • 0=Channel disabled • 1=Channel enabled | | | |


8/15

-512 INTERFACE INTERUPT IDENTIFICATION REGISTER DESCRIPTION NAME BITS **ACCESS** N/A RESERVED RESERVED 31:24 READ/WRITE TX_INTx TRANSMIT FIFO INTERRUPT FOR CHANNEL X 23:17 1 TO CLEAR N/A RESERVED RESERVED 16 READ/WRITE EOC_INTx FOC INTERRUPT FOR CHANNEL X 15.9 1 TO CLEAR N/A 8 RESERVED RESERVED READ/WRITE RECEIVE FIFO INTERRUPT FOR CHANNEL x RX INTx 7:1 1 TO CLEAR VGPIO INTERRUPT - SEE BBVGED REGISTER FOR WHICH VGPIO READ/WRITE VGPIO_INT 0 PIN 1 TO CLEAR

Fig.8




10/15



IVONIALLY INVEST

11/15





TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES INVENTORS NAME: Brion R. Mears et al. DOCKET NO.: 884.481US1

12/15

| CHANNEL NUMBER | DESCRIPTION |
|----------------|----------------------------|
| 0 | NULL CHANNEL TO SIGNAL EOM |
| 1 | DATA CHANNEL 1 |
| 2 | DATA CHANNEL 2 |
| 3 | DATA CHANNEL 3 |
| 4 | DATA CHANNEL 4 |
| 5 | DATA CHANNEL 5 |
| 6 | DATA CHANNEL 6 |
| 7 | DATA CHANNEL 7 |
| 8 | RESERVED |
| 9 | RESERVED |
| 10 (A) | RESERVED |
| 11 (B) | EMPTY CHANNEL |
| 12 (C) | WAKE UP CHANNEL |
| 13 (D) | VITTUAL GPIO CHANNEL |
| 14 (E) | STOP MESSAGE CHANNEL |
| 15 (F) | START MESSAGE CHANNEL |

Fig.12








Fig.15

TITLE: MULTIPLE CHANNEL INTERFACE FOR COMMUNICATIONS BETWEEN DEVICES INVENTORS NAME: Brian R. Mears et al. DOCKET NO.: 884.481US1




Fig.16